

08-16-00

A

08/14/00  
jc892 U.S. PRO

**PATENT APPLICATION TRANSMITTAL LETTER**  
(Large Entity)

Docket No.  
**GB9-1999-0059US1**

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Transmitted herewith for filing under 35 U.S.C. 111 and 37 C.F.R. 1.53 is the patent application of:

**S. Oggioni et al.**

For: **BALL GRID ARRAY MODULE**

Enclosed are:

- ☒ Certificate of Mailing with Express Mail Mailing Label No. EL172582405US
- ☒ 4 sheets of drawings.
- ☒ A certified copy of a **United Kingdom** application.
- ☒ Declaration ☒ Signed. ☐ Unsigned.
- ☒ Power of Attorney
- ☒ Information Disclosure Statement
- ☐ Preliminary Amendment
- ☐ Other:

jc892 U.S. PRO  
09/638729  
08/14/00

**CLAIMS AS FILED**

For	#Filed	#Allowed	#Extra	Rate	Fee
<b>Total Claims</b>	11	- 20 =	0	x \$18.00	\$0.00
<b>Indep. Claims</b>	2	- 3 =	0	x \$78.00	\$0.00
<b>Multiple Dependent Claims (check if applicable)</b> <input type="checkbox"/>					\$0.00
<b>BASIC FEE</b>					\$690.00
<b>TOTAL FILING FEE</b>					\$690.00

- ☐ A check in the amount of \_\_\_\_\_ to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **09-0457** as described below. A duplicate copy of this sheet is enclosed.
  - ☒ Charge the amount of **\$690.00** as filing fee.
  - ☒ Credit any overpayment.
  - ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
  - ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Dated:

*Aug. 10, 2000*

*Lawrence R. Fraley*  
Signature

**Lawrence R. Fraley, Reg. No. 26,885**  
**IBM Corporation / IP Law Dept. N50/040-4**  
**1701 North Street**  
**Endicott, NY 13760**  
**Telephone: (607)755-3207**  
**Fax: (607)755-3250**

cc: **Records**

09638729-081400

**APPLICATION**

**FOR**

**UNITED STATES LETTERS PATENT**

APPLICANT(S) NAME: S. Oggioni et al.

TITLE: BALL GRID ARRAY MODULE

DOCKET NO. GB9-1999-0059US1

**INTERNATIONAL BUSINESS MACHINES CORPORATION**

**Certificate of Mailing Under 37 CFR 1.10**

I hereby certify that, on the date shown below, this correspondence is being deposited with the United States Postal Service in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C., 20231 as "Express Mail Post Office to Addressee".

"Express Mail" Label Number EL172582405US

On 8/14/00

Denise M. Jurik

*Typed or Printed Name of Person Mailing Correspondence*

Denise M. Jurik  
*Signature of Person Mailing Correspondence*

8/14/00  
*Date*

## BALL GRID ARRAY MODULE

### Technical Field

5 The present invention relates to Ball Grid Array (BGA) electronic modules and more particularly to BGA modules for High Frequency applications.

### Background of the Invention

10 A recent development of technology has introduced the use of Printed Circuit Board (PCB) laminates as substrates for the manufacturing of electronic modules which can be of the Single Chip Module (SCM) type or Multi Chip Module (MCM) type. These modules are provided with a plurality of conductive pads for electrical connection with electronic circuits (such as mother boards, back planes, application boards). The electrical connection is achieved by little spherical portions of solder alloy which give the name of Ball Grid Array (BGA) to this kind of electronic module. Usually such modules use PCB laminates made of organic material. These modules are usually called Plastic Ball Grid Arrays. The definition "Plastic" indicates the organic nature of the PCB as opposed to a ceramic substrate. Another  
15  
20 example of a BGA module is the Tape BGA (TBGA) which uses a tape of organic material as substrate instead of the laminate.

When the number of input/output leads extending from the electronic devices is very high it is known to build the substrate as a multilayer substrate having multiple layers of

conductive material, wherein each layer must be electrically coupled together. This requires creating through holes and/or via vias to interconnect each conductive layer. Through hole drilling and/or via creation is one of the most expensive PCB operations. Each layer of interconnections increases the cost of PCB. In addition, circuits which must travel across one layer, down a through hole and back across another layer are much poorer in electrical performance than circuits which can travel directly across a single layer. For this reason, when possible, a single layer is preferable to a multilayer substrate.

Fig. 1 is an example of a prior art PBGA of the Cavity Down type. In the Cavity Down modules (as opposed to the Chip-Up modules) the active element 107 is attached on the lower side of the module, on the same side of the solder balls 105 and it is positioned in a sort of cavity of the organic substrate 101, which completely surrounds the active element 107. This arrangement presents some advantages with respect to the Chip-Up PBGA module. One of the advantages is the reduced thickness of the resulting package, since the chip is "contained" in the substrate. Furthermore, these modules provide a better heat dissipation, because the active element is usually attached to a metal stiffener which constitutes the top face of the module and also acts as heat dissipator.

When PBGA packages are used in high-frequency applications they require Electro Magnetic Interference (EMI) shielding to avoid background interference with the product working frequency. The higher the frequency is, the shorter the related wave length. If the wave length is short enough, it can pass through the atomic structures between molecule and molecule and the signal

can cross the materials commonly used for the manufacturing of the electronic packages. If this happens, the interferences/disturbances can reach the active circuit on the chip, couple with correct working signals, latching or delatching circuits in a completely arbitrary way, causing the chip functions to be unrecognizable or unusable and, in some cases, even physically damaging the application. In a normal environment, there are several possibilities for random signals with HF/Radio Frequency characteristics, such as electrical spikes, household disturbances, short wave rays (X-Rays) present in the atmosphere and many others. To avoid this major problem, it is necessary to protect the RF application with a kind of box made with a material having a very tight molecular structure, such as a metal, that cannot be crossed by the RF interferences but which reflects them back. This metal box operates as a Faraday cage that protects the application functionality.

It is known to manufacture devices for HF applications using an all metal cavity package to house the electronic circuit. In hybrid microelectronic circuits the substrate (usually ceramic) bearing silicon device is glued or brazed to bottom of the metal package. Then wire bonding interconnections are formed between substrate and package leads. Then the whole module is capped by brazing or welding a cover lid to the open cavity in order to get a one piece all metal package. The EMI shielding is thus obtained by grounding the metal envelope through internal interconnections.

However, this solution involves considerably high costs. Use of low cost organic packages would be very desirable.

EP-A-872888 (and the corresponding U. S. Patent No. 5,955,789) provides a solution which allows the use of low cost, commonly available, base organic material to manufacture HF devices. EP-A-872888 provides an effective shielding from  
5 Electro Magnetic Interference (EMI) by building a sort of complete Faraday Cage, protecting the active device from atmospheric natural electromagnetic radiations of radio frequency, or the resulting disturbances in radio equipment interference.

10 According to EP-A-872888 a complete shielding of a module using an organic substrate is realized. The organic materials do not constitute a barrier for the HF wave. For this reason a metal fence is created along the sides of the substrate by a combination of solder balls and plated through holes connected  
15 together (for example) in a zig-zag way. As schematically shown in the plane view of Fig. 2 plated through holes 201 along the four sides of the organic substrate alternate with solder balls 202 and are connected to each other to constitute a "fence" which surrounds the whole module. This fence constitutes a shield  
20 which has been proven to be very effective for protecting against high frequency electromagnetic waves. Laboratory tests showed that a shielding like the one described above can be used to protect from a HF radiation of more than 1 GHZ. In a preferred embodiment, these through holes and solder balls are identical to  
25 the usual through holes and solder balls used for the manufacture of BGA modules, but have no connection with the active circuits. They are connected to ground for realizing the HF shielding. Fig. 2 schematically shows for example some of the solder balls 205 which realize the signal connections between the active  
30 device and the main board to which the module will be mounted.

Referring now to Fig. 3 the complete Faraday Cage realized according to EP-A-872888 is detailed. The active element 301 must be completely surrounded by the Faraday Cage in order to be shielded from the HF electromagnetic waves. The lateral sides of the Cage are constituted as explained above by the plated through holes 201, and by the solder balls 202 connected together. The through holes 201 provide a shielding within the substrate (which is according to the preferred embodiment an organic laminate), while the solder balls ensure a lateral protection between the substrate and the main board (when the module is finally mounted on the board). The ground plane 303 in the main board, properly connected to the solder balls 203, will constitute the lower side of the Faraday Cage, while the upper side, according to the preferred embodiment, will be realized by connecting the top metal plate 305, which usually constitutes the top side of a Cavity Down module, with the through holes 201.

As mentioned above, multilayer substrates have several drawbacks:

- they need expensive drilling operations for the creation of through hole;
- circuits traveling across the layers have poor electrical performances; and more important
- the thickness of the module cannot be reduced as desired.

Examples of applications needing a very thin module are small portable devices as the PCMCIA (Personal Computer Memory Card International Association) where a thickness of 1.2 mm and lower is an objective. Bumped devices do have a thickness between 0.5 to 0.8 mm making such a 1.2 mm objective difficult to reach without a very thin carrier. FR4 carriers thickness cannot

be reduced too much otherwise they become very fragile and prone to high level of deformation because of the usage of several materials with different coefficients of thermal expansion, compromising easily the package reliability of the application.

5 Further product enhancements such as PDA (Portable Digital Assistant) and other portable multimedia applications will embed RF features such the Bluetooth standard for wireless local area networking between appliances will drive the overall size of the package to thinner dimensions, and the same for GPS and GSM  
10 applications.

### Summary of the Invention

It is an object of the present invention to provide a technique which alleviates the above drawbacks.

According to the present invention, we provide a Ball Grid  
15 Array (BGA) package including:

- a metal stiffener;
- a dielectric layer laid on said metal stiffener;
- a plurality of circuit traces on the dielectric layer, the traces having one end connectable to an active element mounted on  
20 the dielectric layer, and the other end connectable to a solder ball for connecting the active element to a mother board;
- peripherally to the plurality of traces, a plurality of metallized photovias, each photovia being connected to the metal stiffener and connectable to a solder ball for connection with  
25 the mother board.



## **Brief Description of the Drawings**

The above and other advantages of the present invention will be better understood with reference to the following figures, where:

5        Figure 1 is a schematic representation of a prior art BGA module of the Cavity Down type;

Figure 2 is a plane view of a shielded BGA package according to the prior art;

10       Figure 3 is a cross section of a shielded BGA package according to the prior art;

Figure 4 is a schematical view of a preferred embodiment according to the present invention;

Figure 4a is a detail of Figure 4;

15       Figure 5 is a schematical representation of the relationships between the factors influencing the package impedance;

Figure 6 is plane view of a circuit design with impedance control according to the prior art;

20       Figure 7 is a plane view of a circuit design according to a preferred embodiment of the present invention.

## Detailed Description of the Preferred Embodiment

The present invention relates to a package for High Frequency applications, using e.g. GaAs, Si or SiGe devices. The present invention allows for reduction in the overall thickness of the package, by tailoring the different mechanical portions of the module structure (interconnection balls, grounded stiffener thickness).

Referring now to Fig. 4 a preferred embodiment of the present invention is described. A thin dielectric layer 403 is laid on a metal (e.g. copper) stiffener 401. According to a preferred embodiment of the present invention, the dielectric layer 403 is photoimageable and its deposition is done by curtain coating process, where a PCB is driven at high speed through a curtain made of liquid coating; this is a mature process that allows high throughput and an excellent control on the thickness of the dispensed material over large surface areas. Once dispensed the dielectric undergoes polymerization by heat. When cured the dielectric layer is reduced by grinding to the desired thickness to better control the resulting electrical parameters of the resulting circuit impedance. Thickness of the dielectric layer is adjustable in the dispense operation changing the material properties i.e. the viscosity by changing the solid content, or process parameters such as the speed with which the PCB travels through the liquid material curtain. The typical value are in the range of 80  $\mu\text{m}$  with an upper limit of 115  $\mu\text{m}$ . The lower limit can be reduced down to a value of 25  $\mu\text{m}$ . A thickness lower than 25  $\mu\text{m}$  is considered difficult to be controlled on large PCB panels with possible undesirable dielectric failures due to irregularities in the dielectric

composition uniformity. According to a preferred embodiment, the dielectric material is for example the photoimageable cationally polymerizable epoxy based material described in U. S. Patent No. 5,026,624. This particular material includes an epoxy resin system consisting essentially of between about 10% and about 80% by weight of a polyol resin which is a condensation product of epichlorohydrin and bisphenol A having a molecular weight of between about 40,000 and 130,000; between about 20% and about 90% by weight of an epoxidized octafunctional bisphenol A formaldehyde novolac resin having a molecular weight of 4,000 to 10,000; and if flame retardancy is required between about 35% and 50% by weight of an epoxidized glycidyl ether of tetrabromo bisphenol A having a softening point of between about 60°C and about 110°C and a molecular weight of between about 600 and 2,500. To this resin system is added about 0.1 to about 15 parts by weight per 100 parts of resin a cationic photoinitiator capable of initiating polymerization of said epoxidized resin system upon exposure to actinic radiation; the system being characterized by having an absorbance of light in the 330 to 700 nm region of less than 0,1 um. Optionally a photosensitizer such as perylene and its derivative or anthracene and its derivatives may be added.

Other conventional processes for Printed Circuit Board (PCB) manufacturing such as film lamination, rolling coating or curtain coating may be used instead, depending on the dielectric material and its preprocessing status (i.e. film, paste or liquid).

A chip 407 is attached on the same side of the dielectric layer 403 and the electrical connections between the chip and the pads 409 are done with metallic traces running on the surface of

the dielectric layer 403. In a preferred embodiment of the present invention, the chip 407 is of the flip-chip type. Each pad 409 is provided with a solder ball 411 for mounting on a mother board as explained with reference to the prior art BGA modules. The external rows of balls 413 are not connected to the circuit traces; they are electrically connected to the metal stiffener 401 to realize the lateral shielding for the HF applications, as explained above with reference to the prior art patent application EP-A-872888. The connection between the balls 413 and the metal stiffener (which acts as the ground plane) 401 is done by means of photovias 405. These photovias are defined through a photolithographic process with selected areas of the dielectric surface exposed to light and then developed. This kind of photoimageable dielectric material, when exposed to light, undergoes a chemical change and polymerizes becoming non-soluble to the developer. The photovias are then metallized to ensure the electrical conduction. An alternative solution for the creation of said vias is to use a laser beam that can selectively burn the dielectric in the position required to create a via connection. In this case a photoimageable dielectric material is not strictly required.

The configuration described above, provides several advantages. One of the more important aspects is the dramatic reduction of the parasitic impedance. This reduction is possible, with the configuration according to a preferred embodiment of the present invention, for multiple factors. One of these factors is the elimination of the wires, which in a wire bonded chip are used to connect the chip with the circuit traces.

A wire bond has an inductance of approximately 1 nH/mm, while a single connection bump 415 of a flip chip has an inductance of about 0.1 nH. Considering that a single wire is usually longer than 1mm, we obtain a reduction in the inductance of at least ten times, only by using a flip chip type instead of a wire bond chip.

The grounded stiffener, connected to the GND level through one or more photovias, acts as reference plane for the sequentially built up circuitry.

Fig. 5 schematically represents the factors influencing the package impedance. Impedance is influenced by the thickness H of the dielectric 403 between the conductor trace 501 and the reference plane 401, by the thickness T of the conductor traces 501 and by the width W of the traces 503 and by the relative dielectric constant  $\epsilon_r$ . In particular, the resulting impedance is proportional to the thickness T of the dielectric 403 and inversely proportional to the width W of conductor traces 503. In the prior art packages, it is known to control the impedance by increasing the trace width, since the dielectric thickness cannot be reduced to a great extent. Fig. 6 shows an example of a prior art circuit design. With the configuration according to the present invention, as shown in Fig. 7 it is possible to greatly reduce the width W of conductor traces, because the impedance is controlled by the limited thickness of the dielectric layer 403. The width reduction obtained by the present solution gives the advantage of allowing many more conductor traces to be drawn on the surface of the dielectric. This also avoids the need of a multiple layer substrate even with applications having many input/output lines. As an example, with

a typical target impedance value of 50 ohm, a dielectric layer thickness of 40μm, the trace width can be reduced to 50μm.

Another result obtained by the above described configuration is to avoid the creation of through holes, which as mentioned above is a very expensive operation. On the contrary the creation of photovias 405 is a chip and easy operation. Furthermore the diameter of photovias is much smaller than drilled through holes: this allows to put the solder balls 413 over the photovias instead of offsetting the balls and connecting them with metallic traces to the through holes to avoid the balls collapsing into the through holes. This feature provides some additional space on the dielectric surface which can be used for circuit traces.

**What is claimed:**

1. An electronic package comprising:

a metal member;

a dielectric layer positioned on said metal member;

an active element positioned on said dielectric layer;

a first plurality of electrically conductive members positioned on said dielectric layer relative to said active element;

a plurality of metallic traces on said dielectric layer, selected ones of said metallic traces in electrical contact with said active element and selected ones of said first plurality of electrically conductive members;

a second plurality of electrically conductive members positioned on said dielectric layer; and

at least one electrically conductive via in said dielectric layer, said at least one of said second plurality of electrically conductive members in contact with said metal member not electrically coupled to said metallic traces.

- 1     2.    The electronic package of claim 1, wherein said  
2        dielectric layer comprises a permanent photo-imageable  
3        dielectric material.
  
- 1     3.    The electronic package of claim 1, wherein said  
2        dielectric layer has a thickness of from 25 microns  
3        to 115 microns.
  
- 1     4.    The electronic package of claim 1, wherein each of  
2        said plurality of metallic traces has a width of from  
3        50 microns to 260 microns.
  
- 1     5.    The electronic package of claim 1, wherein said  
2        second plurality of electrically conductive members  
3        is positioned on said dielectric layer peripherally to  
4        said first plurality of electrically conductive  
5        members.
  
- 6     6.    The electronic package of claim 1, further including  
7        a mother board positioned on said first and said  
8        second plurality of electrically conductive members,  
9        said mother board including a ground plane.
  
- 1     7.    The electronic package of claim 6, wherein said  
2        ground plane is electrically coupled to said metal  
3        member.



1 8. The electronic package of claim 7, wherein said  
2 metal member comprises an electromagnetic shield  
3 for said active element.

1 9. A method of making an electronic package comprising:  
2 providing a metal member;  
3 positioning a dielectric layer on said metal member;  
4 positioning a first plurality of electrically  
5 conductive members on said dielectric layer;  
6 positioning an active element on said dielectric layer  
7 relative to said first plurality of electrically  
8 conductive members;  
9 positioning a plurality of metallic traces on said  
10 dielectric layer;  
11 connecting selected ones of said metallic traces with  
12 said active element and selected ones of said first  
13 plurality of electrically conductive members;  
14 positioning a second plurality of electrically  
15 conductive members on said dielectric layer;  
16 forming at least one electrically conductive via in  
17 said dielectric layer; and

18 connecting electrically said at least one of said  
19 second plurality of electrically conductive members  
20 with said metal member, said second plurality of  
21 electrically conductive members not in electrical  
22 contact with said metallic traces.

1 10. The method of claim 9, wherein forming said at least  
2 one electrically conductive via is achieved using  
3 photolithography processing.


1 11. The method of claim 9, wherein forming said at least  
2 one electrically conductive via is achieved using  
3 laser drilling.

## BALL GRID ARRAY MODULE


### ABSTRACT OF THE DISCLOSURE

5 A Plastic Ball Grid Array electronic package of the Cavity  
Down type for use in HF application. The present invention allows  
to reduce the overall thickness of the package, by tailoring the  
different mechanical portions of the module structure  
(interconnection balls, grounded stiffener thickness). A thin  
dielectric layer is laid on a metal (e.g. copper) stiffener. A  
chip is attached on the same side of the dielectric layer and the  
10 electrical connections between the chip and the pads are done with  
metallic traces running on the surface of the dielectric layer.  
The external rows of balls are not connected to the circuit traces;  
they are electrically connected to the metal stiffener to realize  
the lateral shielding for the HF applications. The connection  
15 between the balls and the metal stiffener (which acts as the ground  
plane) is done by means of photovias. One of the more important  
aspects of the present invention is the dramatic reduction of the  
parasitic impedance.

1/4



**FIG. 1**



- |                               |                       |
|-------------------------------|-----------------------|
| ● Plated through hole         | ⊘ Power connections   |
| ⊗ Analogue Ground connections | ○ Signals connections |
| ⊖ Ground connections          |                       |

**FIG. 2**

004780-6262960







FIG. 3



**FIG. 4**



**FIG. 4A**



**FIG. 5**




FIG. 6




FIG. 7

Docket No.  
GB9-1999-0059US1

# Declaration and Power of Attorney For Patent Application

## English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**BALL GRID ARRAY MODULE**

the specification of which

(check one)

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as United States Application No. or PCT International Application Number \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d) or Section 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

Priority Not Claimed

<u>GB 9925318.9</u>	<u>United Kingdom</u>	<u>October 27, 1999</u>	<input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	
<u>                    </u>	<u>                    </u>	<u>                    </u>	<input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	
<u>                    </u>	<u>                    </u>	<u>                    </u>	<input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	



I hereby claim the benefit under 35 U.S.C. Section 119(e) of any United States provisional application(s) listed below:

\_\_\_\_\_  
(Application Serial No.)

\_\_\_\_\_  
(Filing Date)

\_\_\_\_\_  
(Application Serial No.)

\_\_\_\_\_  
(Filing Date)

\_\_\_\_\_  
(Application Serial No.)

\_\_\_\_\_  
(Filing Date)

I hereby claim the benefit under 35 U. S. C. Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. Section 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, C. F. R., Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

\_\_\_\_\_  
(Application Serial No.)

\_\_\_\_\_  
(Filing Date)

\_\_\_\_\_  
(Status)  
(patented, pending, abandoned)

\_\_\_\_\_  
(Application Serial No.)

\_\_\_\_\_  
(Filing Date)

\_\_\_\_\_  
(Status)  
(patented, pending, abandoned)

\_\_\_\_\_  
(Application Serial No.)

\_\_\_\_\_  
(Filing Date)

\_\_\_\_\_  
(Status)  
(patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. *(list name and registration number)*

**David L. Adour, Reg. No. 29,604**

**Lawrence R. Fraley, Reg. No. 26,885**

**John R. Pivnichny, Reg. No. 43,001**

**Arthur J. Samodovitz, Reg. No. 31,297**

**William H. Steinberg, Reg. No. 28,540**

**Christopher A. Hughes, Reg. No. 26,914**


**Edward A. Pennington, Reg. No. 32,588**


**John E. Hoel, Reg. No. 26,279**

**Joseph C. Redmond, Jr. Reg. No. 18,753**

Send Correspondence to: **Lawrence R. Fraley, Reg. No. 26,885**  
**IBM Corporation / IP Law Dept. N50/040-4**  
**1701 North Street**  
**Endicott, NY 13760**

Direct Telephone Calls to: *(name and telephone number)*  
**Lawrence R. Fraley / (607)755-3207**

Full name of sole or first inventor <b>Stefano Oggioni</b>	
Sole or first inventor's signature 	Date <b>7/7/2000</b>
Residence <b>Via Pacinotti 12 - Vimercate, Milan, Italy</b>	
Citizenship <b>Italian</b>	
Post Office Address <b>Same as above</b>	

Full name of second inventor, if any <b>Giuseppe Vendramin</b>	
Second inventor's signature 	Date <b>7-7-2000</b>
Residence <b>Circonvallazione Calandra 20/A, 24043 Caravaggio (BG), Italy</b>	
Citizenship <b>Italian</b>	
Post Office Address <b>Same as above</b>	